Building SDRAM Controller in Verilog from Scratch
Using Vivado 2024
5.00 (1 reviews)
18
students
5 hours
content
Apr 2025
last update
$44.99
regular price
What you will learn
Architecture of 3rd Gen SDRAM memories
Building Initialization, Write, Read modules from scratch
Building Self refresh & Auto refresh modules
Mode Register usage & Understanding Write and Read transactions of SDRAM
Use Micron SDRAM model to test codes
6476135
udemy ID
2/20/2025
course created date
4/14/2025
course indexed date
Bot
course submited by